

REMARKSAmendments of Claims 13, 15 and 17

Claims 13, 15 and 17 have been amended hereby to better delineate the invention described by the present application.

Specifically, claim 13 has been amended to recite a double-gated/double-channel FIN MOSFET having vertical fin-shaped silicon-containing channel regions. Support for the double-gated/double-channel FIN MOSFET can be found on page 1, line 13, page 2, lines 27-28, page 3, lines 21, 24-25, and page 4, line 24 of the instant specification as originally filed. Support for vertical fin-shaped silicon-containing channel regions can be found on page 1, line 10, page 2, lines 4-5, and page 9, line 30 of the instant specification as originally filed.

Claim 15 has been amended to depend from claim 14 instead of claim 13, since claim 14 contains the antecedent basis for "said insulating layer" and "said SOI material" recited by claim 15.

Claim 17 has been amended to clarify that the gate dielectric is a part of the insulating film recited in claim 16.

Response to the §102 Rejection of Claims 13-20

In the July 25, 2005 Office Action, the Examiner finalized the previous rejection of claims 13-20 under 35 USC §102(b) as being allegedly anticipated by U.S. Patent No. 5,963,800 to Augusto (hereinafter "Augusto").


Applicants respectfully traverse the Examiner's rejections, for the following reasons:

Claim 13, from which claims 14-20 depend, has been hereby amended to positively recite a double-gated/double-channel FIN MOSFET that contains vertical fin-shaped silicon-containing

channel regions and a gate region that is self-aligned to the vertical fin-shaped silicon-containing channel regions.

It is well known in the art that the term "FIN" in the context of an FET structure refers to a thin fin-shaped body, which stands vertically on the substrate surface (i.e., the plane defined by this thin fin-shaped body is substantially perpendicular to the substrate surface) and functions as the channel region of the FET structure.

For example, the Semiconductor Glossary defines "FinFET" as an MOSFET that has a "fin"-like shaped body with the gate wrapped therearound (see <http://semiconductor glossary.com/?searchterm=FinFET>, as downloaded on September 13, 2005). Rahman, Design and Fabrication of Tri-Gated FinFET, 22nd Annual Microelectronic Engineering Conference (May 2004) shows an exemplary FinFET structure, which is reproduced at below for ease of reference:



In contrast, the MISFET device disclosed by the Augusto reference does not contain any vertical fin-shaped silicon-containing channel region, as positively recited by claims 13-20 of the present application. Augusto instead discloses a vertical MISFET device that has vertically arranged source, channel, and drain regions, for defining a current flow direction that is vertical to the substrate wafer (see Figure 5 of Augusto). However, nothing in Augusto teaches that the channel region of such a vertical MISFET device is a fin-shaped body that stands vertically on the substrate wafer. Therefore, the vertical MISFET device disclosed by Augusto does not constitute a FIN MOSFET within the meaning of claims 13-20 of the present application.

Further, nothing in the Augusto reference teaches either the use of a vertical fin-shaped silicon-containing channel, or the construction of a FIN MOSFET device.

Applicants' claimed invention, as defined by the amended claims 13-20, thus patentably distinguishes over the August 20 reference, by positively reciting a double-gated/double-channel FIN MOSFET that contains vertical fin-shaped silicon-containing channel regions.

CONCLUSION

Based on the foregoing, claims 13-20 as amended herein are in condition for allowance. Issue of a Notice of Allowance for the application is therefore requested. If any issues remain outstanding, incident to the formal allowance of the application, the Examiner is requested to contact the undersigned attorney at (516) 742-4343 to discuss same, in order that this application may be allowed and passed to issue at an early date.

Respectfully submitted,



Leslie S. Szivos, Ph.D.
Registration No. 39,394

SCULLY, SCOTT, MURPHY & PRESSER
400 Garden City Plaza, Suite 300
Garden City, New York 11530
(516) 742-4343 (telephone)
(516) 742-4366 (facsimile)
LSS/MY:ar

Semiconductor Glossary

1

Google Search

[Home Page](#)

[Contact Us](#)

[About Us](#)

[Enroll Now!](#)

Six Sigma
courses at
SemiZone

Search for Term:

Find Term

SemiZone

Knowledge On Demand
For Semiconductors & Electronics

Ads by Google

Semiconductors
Market drivers, challenges & growth strategies. Call 9773051080
www.fosbandnull.net/201

Semiconductor
Free Semiconductor info from the experts at the Tech Encyclopedia
www.Tech-Encyclopedia.com

Altrabrade - S.S. White
cut, abrade, debrin, cefflash, etch, drill & restore various materials
www.altrabrade.net

Semiconductor Training
Fundamental and Advanced Courses
Preview all of PTI Seminars Courses
www.pti-inc.com

SVM - Silicon Wafer
Silicon wafers & services
All grades, 2 -12 inch, large inventory
www.svm.com

Term (Index)	Definition
FinFET	innovative design of an MOSFET built on SOI substrate on which silicon is etched into "fin"-like shaped body of the transistor, the gate is wrapped around and over the "fin" (double-gate structure).

[Back To Top!](#)

[Back To Home!](#)

Hit Count= 2276934

Sponsored Links
<p>Aktron Single-wafer and batch immersion cleaning http://www.action.com</p>
<p>Primaxx Leadership in HF vapor-phase MEWS etch-release http://www.primaxx.com</p>

Design and Fabrication of Tri-Gated FinFET

Mohammed R. Naimat

Abstract: A Tri-Gated Fin Field Effect Transistor (FinFET) is a new device that may be replacing the MOSFETs, by reducing short channel effects. The FinFET has emerged as one of the most promising double gate structures primarily because of its ease of manufacturing. There are still significant challenges in increasing its performance. This paper presents a new design for the Tri-Gated FinFET. It is proposed that the gate structure be split into two parts: a top gate and a bottom gate. This structure is proposed to be used in a higher drive current device to a power MOSFET. In order to reduce current crowding in the Fin corners, we have added a new gate structure to each back process. This has been a test previously at Rochester Institute of Technology. We have designed and fabricated Tri-Gated FinFETs of various geometries. Electrical test showed poor performance of the device. Proper scaling of the electrical results and the SEM micrographs showed that the structure is not suitable for use in a high drive current device. The structure is used in a high drive current device for silicon FinFET, which results in a high drive current device. The structure would be achieved.

Key Words: FinFET, MOSFET, SOA, FinFET, DEL, and Backgate Transistor.

of manufacturing using well-known FinFET MOS process steps.

12. Silicon-On-Insulator (SOI) Substrate

The figure 1 below shows the cross section of a SOI wafer.




Figure 1: SOI Wafer

One of the most common ways to manufacture SOI wafers is by using SIMOX technique. The following process steps are done to create a SOI wafer [1].

- The starting material is typically a (100) device grade silicon. The wafer is first subjected to a high dose $4 \times 10^{16} \text{ cm}^{-2}$ oxygen (O_2) ion implantation step to high enough energy (150-200keV) so the peak (proposed) range of the implant is deep within the silicon (about 0.3-0.4 μm). This step is usually carried out with the wafer at $400-600^\circ\text{C}$ to ensure that the silicon releases its crystalline structure during the implantation.
- The wafers are given a post-implant anneal in H_2 for sufficient time (>5 hours) at a relatively high temperature ($1000-1100^\circ\text{C}$). This step forms a buried oxide (BOX) layer of silicon dioxide near the peak of the implantation and removes any other oxygen (defects) formed during the ion implantation step. The depth of the ion

Introduction:

1.1 Need for FinFET


The scaling of silicon MOS is approaching the physical limits. With the scaling of the channel length below 100nm, complex channel profiles are required to achieve desired threshold voltages and to eliminate short channel effects. Some of the proposed bulk structures for deep and beyond include Silicon on Insulator (SOI) planar ultra thin dual gate, Vertical MOS, Dual Gate MOSFET, etc. In all these structures, bulk doping concentration need to be increased to improve the short channel effect. This degrades mobility, increases sub-threshold swing and increases parasitic junction capacitance. [1]. Secondly, the short channel effect affects the output of drain current on channel potential. In order to increase gate control effectiveness, the dual channel technology needs to be brought there in the gate [2]. SOI (Silicon on Insulator) technology such as Full-Depleted, Ground-plane and Double gate solving this by using a thin silicon film controlled by two gates [3]. Researcher have shown through extensive Monte Carlo simulations that multi-gate structures are suitable to the device channel length for a given technology [4]. The FinFET is a dual-gate device. Structures that we have seen of its size require a thin silicon film to be grown to provide this structure.

- Modified Si thickness is required, as critical Si layer can be grown to provide this structure.

From the above process steps, it is seen that the BOX height is kept fairly low, and the reason for this is that the BOX is not a good thermal conductor. Thus the heat does not dissipate properly with thick BOX.

1.2 The FinFET

The figure 2 below shows the 3D cross section of the FinFET.



Sakuma, N.

Figure 2. 3D Tiled Cross Section of the FinFET [4]

Figure 2 above shows the 3D tiled cross section of the FinFET. The gate over the fin from y sides is a type of 3D-gate MOSFET. The initial silicon doping before patterning is the same as the bulk substrate as shown above in the 3D manufacturing line.

The conventional planar MOSFET fin under the gate is excessively undoped. The rest of the silicon is doped with constant polarity similar to a planar MOSFET. The carrier concentration would be doped with higher density. The region under the gate would remain at the doping level of the carrier material. At the assigned fin or gate voltage, channel would be formed in three faces of the fin, which further will define the FinFET carrier operation. It has to be understood that three surfaces are getting doped instead of single surface interface of a planar MOSFET. The gate is high-doped n-type silicon or metal doped Si₃N₄, which will be discussed in the later section. Our 3D gate metal was crystallized.

2 Theory

The FinFET is a symmetric three-gate structure. This means that both the top back and the top gates have the same work function and are doped to the same level, so all the three surface channels are on at the same time. In this section, the mathematical modeling of the symmetric double gate MOSFET FinFET Electrostatics are first explained, which is followed by the 3D-gate FinFET. The 3D-gate FinFET is modeled for a 3D-gate FinFET. It will be similar to that of a 2D-gate FinFET and the only difference will be the addition of a top channel to the 2D-gate FinFET. The results of the modeling of the 3D-gate FinFET will be given as a planar MOSFET with the width of the fin defining the width of the channel MOSFET. Thus for simplicity, we derive the current equation for a 2D-gate FinFET in the next subsection.

$$I_{DS} = \mu_0 W q_1 \frac{dV}{dy}$$

where q_1 is the normalized inversion layer charge given by Q_{inv}/q_1 , V_0 is the gate voltage applied in the channel and the current flows in the positive y direction. The inversion charge in the channel can also be expressed as

$$q_1(y) = q_{10} \exp\left[\frac{(\phi(y) - V_0(y))}{V_{th}}\right]$$

where V_0 is the gate voltage or V_{th} .

In the original modeling of reference [4] the two gates were considered to be equivalent and thus in equation (2) for an identical three-gate, we used for the 3D-gate FinFET the same value as reference [4] as shown below.

27th Annual Numerical Engineering Conference, May 2004

2.1 Mathematical Modeling of the FinFET

Reference [5] describes initial framework of the FinFET model with given constraints and the results are applicable for any kind of double gate MOSFET. For simplicity, the two gates are assumed to be the same. The model is modified to include the effect of the 3D-gate FinFET. Figure 2 shows the 3D view of the FinFET showing only the silicon fin and the two gates and figure 3 is a top view schematic.




Figure 3. (a) Top view and (b) Side view of the FinFET

In the modeling, current for the two interfaces are calculated separately and added together. For the width side length of the FinFET, the vertical charge distribution provides a weight to form averaged sum of the contribution from the two surfaces [6].

The drain current of the FinFET is given by

$$I_{DS} = 1 + \left(\frac{C_{ox}}{C_{ox} - C_{ox'}} \right) \left(\frac{1}{2} \right) \quad (3)$$

An equation for current terms of charge is obtained as

$$I_{DS} = \mu_0 W q_1 \frac{dV}{dy} \quad (4)$$

Integrating (4) from source to drain, the drain current is explicitly given by

$$I_{DS} = \frac{\mu_0 W}{L} \left[\frac{q_1}{2} (V_0 - V_0') - V_0' \right] \quad (5)$$

where q_1 and q_1' are the normalized charge at the source and drain respectively. The ratio has modified equation (6) of reference [5] to get the analytical solution for q_1 . Equation (5) below is a analytical solution for q_1 .

$$(9) \quad [y]_E = B_0 \left[\frac{I_0}{I_0 - S_0 A_0} \right]$$

order to solve for λ and η , the V_A has to be replaced by the source and the grain radii respectively. It is the threshold voltage, which is given by equation (7) below.

$$V_T = 2V_{D1} + 2\phi_B + 2\phi_{Si} + 2\phi_{Si} \left(\frac{C_{ox} - C_{ox1}}{C_{ox} C_{ox1}} \right) \quad (1)$$

equation (7) holds with σ_B in the form of σ_B . It can be seen that the σ_B and C_B are in series.

2.2 Design Theory and Dimensions: For Identical β :

The length (ii) of the FET represents the channel width of a multiple-fm transistor as illustrated in figure 2. The current to the comparators, and FETs, has a linear increase ($I_{DS} \propto W$) current per unit channel width) is proportional to the channel width as shown in equation 3. Thus for a single-fm FET, it would be incorrect to

$$\rightarrow \text{for } n(2 \times 1) = W_{Hr}(a) \text{ is the sum of proper divisors of } n$$

where 'b' is the height of the fin and the width of the side channels. Finns are placed at right side of equation has to be applied to the matrix of FEMs. The equation becomes:

$$F_{\text{res}} \propto [Z \times \eta] \times n_{\text{res}} (M_{\text{Sun}})^{1/2} \propto F_{\text{res}} \propto n_{\text{res}}^{1/2} M_{\text{res}}^{1/2}$$

Since the above equation it can be seen that increasing the number of FINE can increase the data rate.

If multiple PTTs are used, the following conditions are to be met:

2. **2h 2 pñç**

3 Alignment marks were patterned, and finally etching the 350A etch. using reactive ion etching transferred the image and the 250A BOX using different oxide etching.

4. Linguistic Level 2: Source-Driven FTV Patenting

3. After the Lysate 2 was patterned, the silicon film source was etched, masked by GAZONE positive photoresist, was etched down to BOX, using Dry-Tech Quad Resistive Ion Etching 2. In order to etch the silicon completely in the unmasked area, the following etch recipe had to be used:

PLF FORMERLY: 185-A-10

Present: Carter

SF: "SCM"

51AC0511-14H3

Est Trac 45 Mbus

Diffusion: grain density rarely was used while doing the process development of this recipe, but due to severe micro-

This is a small sub section which talks about the design rules used for the FULLT design. The design rule details are presented in the appendix. In this section the design rules are summarized (not repeated).

5th Edition 1997

As channel length decreases, the thickness and oxide thickness must be decreased to maintain gate control. In accordance with scaling rules based on channel length (1) the following design rule will have to be followed:

180 *Journal of Management Education* 31(2)

→(.) «Für Thickness & Thickness of Gate Oxide (s)»

Where such is the horizontal and vertical two figs

Answered in 14 seconds:

Source: Dall, extension resistance is a significant component of parasite virus resistance. The cross sectional use of the surveillance information is determined by the ZIP facilities.

1). Common methods of reducing surveillance with resistance is by using the SD, etc. copying of the key extending for area under the gap and situation of surveillance area.

3. Designs and Fabrication:

PARTS of various geometries were designed. The smallest being a Pin With a Flat Wall, of O'Jarr and Gar Webb, of Conn.

PARTS of code; geometries were also included in the main PART with multiple fins were also included Black and (short) black pieces were light in response coming from Level (the Abnormal Love)

- 1 String Substrate 120 Poly silicon wafer with BOX;
0.6 microns of 2300 and Silicon thickness of 3750

2 Literacy Level 1: Alignment Marks Patterning

working official the club time was very different from the target
even time.

6 Resist Ash in Brassy Ash

7. After the Fehin ash was done, a wet (Fehin) SiO_2 of thickness are 1400 angstroms was grown. The Surface. Once was then etched away using Hydrofluoric Acid Chemistry. This step was done for two reasons. Firstly for removing the carbon for the Fehin, so far; current crowding in spreading resistance; effects can be prevented. The second reason was to prepare the surface for the salt coating.

8. One cubic of 33A-Argentine was grown using the Brood Dry Oxide Furnace. For the production of fixed charges, nitrogen naturally was core after ground, step.

5. Poly Silkon of Ectron 2000Angstrom was deposited using Low Pressure Chemical Vapor Deposition.

Notes: 33

10. Low 3 (Microscopy): Gate Etching

11. After the gate was etched, the polysilicon in the unmasked area was etched using the Dry Etch Quad Reaction Ion Etcher Etcher. The etch recipe was as follows:

RF Forward Power: 150Watts

SF₆: 20SCCMsCHF₃: 30SCCMs

Pressure: 40mTorr

Etch Time: 2 minutes 10 seconds

12. Resist Strip: After the etch, the resist was removed using a resist stripper.

13. Ion Bombardment for Self-Aligned Source/Drain and Gate:

Ion bombardment of polysilicon using the Vesta XRD ion bombarder was done to introduce oxygen into the polysilicon. The ion bombardment was done in a vacuum chamber. The ion bombardment was done at a pressure of 10⁻⁶ Torr. The ion bombardment was done at a current of 100mA. The ion bombardment was done at a voltage of 1000V. The ion bombardment was done for 10 minutes.

Ion Bombardment: 100mA

Ion Bombardment: 1000V

Ion Bombardment: 10 minutes

14. Annealing of the Deposit Film

Annealing the wafer at 400°C for 15 minutes in the furnace to remove the deposit film.

Annealing: 400°C

Annealing: 15 minutes

15. Oxide Etch:

Etch the oxide layer using a wet etch solution.

Etch Time: 10 minutes

16. Aluminum Deposition:

The source/drain contact area was slightly larger than the gate contact area. This was done to ensure that the source/drain contact area was fully covered by the aluminum. The aluminum was deposited using a thermal evaporation process. The base pressure of the evaporation process was 10⁻⁶ Torr.

17. Low 4 (Microscopy): Metal Patterning

Aluminum in the Source/Drain and Polysilicon contact area was etched using a wet etch solution.

Etch Time: 10 minutes

18. Multilayer Etch:

Wet Aluminum Etch was done to the unmasked area using phosphoric acid based etchant. The etch time was 10 minutes.

Etch Time: 10 minutes

19. Sintering:

To make the contact ohmic, the wafer was sintered in the furnace at 400°C in forming gas ambient.

4. Electrical Results and Analysis

Electrical test were done using the Keithley 400 Semiconductor Parameter Analyzer. The electrical results

21st Annual Microelectronic Engineering Conference, May 2004

showed very good performance. Figure 4 below shows the drain family of curves for one of the FETs.




Figure 4: Drain family of curves for an nFET FET.

A paper summary of Figure 4 shows that current flows only in one way. The current flow decreases as the gate bias is increased. All the other transistors showed similar performance. In order to further investigate the results, we took high magnification scanning electron micrographs of the devices. Figure 5 shows the SEM micrograph of the




Figure 5: SEM micrograph of the device.



Investigation of the device shows that there were large pits and holes in the silicon film and the source/drain areas. This pit and hole distribution was the same level as that in the rest of the Source/Drain and Gate as described in the process flow. The pit and hole sizes were not uniform in the other levels. Another FET device was contacted with a probe (3), which used low temperature oxide as a hard mask to etch the silicon film. A SEM micrograph of the device is shown in Figure 6. The device was etched using LTO mask and etched with the Source/Drain and Gate etch process. Figure 6.

19



Case 6:03-cv-00007-PHFET Document 6

Figure 1 below shows the statistical results of the second group's center:




Figure 7: Electrical Resist of FET (6)

After investigating and analyzing the results we can see that people need a more sufficient tech mask. The other player's PVPET needs because it is protected by a secure mask had tech mask. The Raytheon client lists and code to be formed through the Raytheon. The raytheon also transferred to the Polytec 1 Gate. As a result the in was highly sensitive and the raytheon interconnected with the silicon under the BOX. This caused a current flow from under the Box at high Vth. Further Field Effect the backscattering Vth reduced the current flowing under the gate.

5. Conclusion

Ch600 Basic laser suffers to read, be silicon and due to its poor wackety. This results in highly sensitive for the learned had a hard must like LMC or silicon, which has to be used for the silicon for Exh.

: 017689237

Samuel Kurlac
Bradley Curran
Sean Rommel
Yusef A. Sabet
Jay Cabecan
Charles Gruener
Scott Blomd
Enrico Tallon
Entire SMFL Staff

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☐ FADED TEXT OR DRAWING
- ☒ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☒ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.